Added support for differentiating between caches generated on different architectures. The caches generated on Intel and Apple Silicon machines are not cross compatible and the step can now handle this.
This topic was automatically closed after 90 days. New replies are no longer allowed.